Is priority gauranteed to make two DMA transfers initiated by the same trigger arrive at a static destination address in order?
I need to process samples from two different ADCs by transferring their samples to the FMAC via DMA. This is done by writing repeat values to FMAC->WDATA. Both ADCs have the same trigger and I want to insure one ADC's value arrives before the other. ...