Ask questions, find answers, and share insights on STM32 products and their technical features.
I'm using a Nucleo F429ZI and I'm using a dual bank configuration. I'm trying to make sure I understand the read protection levels. If I want a feature that allows me to save a program written into the other bank (e.g. save it to a usb as back up), i...
Posted on April 30, 2018 at 23:15 Hi, I have a project where I need to communicate with CP2110 via USB (medical device having this interface). I am prototyping the application on STM32F746G-DISCO. I have started by running the Application exam...
target CPU: STM32F427IGI set up STM32F427IG as master receiver via DMA. I wait on "DMA_GetFlagStatus(I2Cx_DMA_STREAM_RX, I2Cx_RX_DMA_TCFLAG" to figure out if I received what was sent.After running for 20 minutes or so, I2Cx_RX_DMA_TCFLAG flag does n...
Hi I want to use the high resolution timer for a 10 bit resolution PWM output. Even the ioc file tells me that it turns on 480 MHz but it doesn't.I tested with a digital storage Oscilloscope the output of the PWMI used the basic configuration so i ha...
Hi, I am new on mcus and STM32 board. Now I am stuck on a test project. I have a STM32F56ZG nucleo board and want to sample values from 4 ADC inputs; process them and then output the result on DAC channel 1. I am using DMA triggered by timer 6. The...
Hi,Master:Platform: STM32F301K8UCPU clock frequency:72MAs shown in the figure, the original analog video signal (PA7 pin) is compared with DAC1_CH1 through a comparator, and a pulse sequence with a slightly changed duty cycle and period is output....
mcu:STM32L071RBTxquestions in the reference manual :9.2.3 Reference control and status register (SYSCFG_CFGR3)Bit 8 ENBUF_VREFINT_ADC: VREFINT reference for ADC enable bitThis bit is set and cleared by software (only if REF_LOCK not set).0: Disables ...
Hello,I've designed a board based on an STM32F091CBU.I needed CAN bus support, one SPI and one I2C and a timer interrupt.When I tested my program, it hanged during the initialization of the IMU (an LSM6DSM) due to HAL_delays I ordinary set between SP...
We’re moving the ST Community to a new platform to give you a better and more reliable community experience.