Performance varies notably when the code alignment changed by 2 bytes?
I am running Thumb-2 instruction code on STM32F750N8.I am seeing non-negligible performance number variation depending on whether I insert one NOP right before a tight loop (and changing the address of each instruction by halfword). Other parts of th...