Ask questions, find answers, and share insights on STM32 products and their technical features.
Having difficulty to communicate with SPS30 on I2C. As a beginner I am having difficulty to understand how to debug the problem as it just returns 255 in in_buff. This topic may sound to broad, however, If someone can guide me the direction to make ...
I am trying to power the NUCLEO-F429ZI board from external 5V supply. I am providing 5V at pin 6 of CN11. Jumper JP1 is off and JP3 is on pins 2 and 1 (E5V). The problem is that CPU does not boot till I press the reset button. Further, If I connect t...
Anyone has experience with this, does ST have anything that works beyond 105ºC?I saw cheap non Flash based 8bit mcus (Z86C04/C08) that go up to 125º-150ºAlso (TK68HC811E2) up to 175ºCI also found an article recommending chips worth 800€/piece555 chip...
Good morning everyone.Any tips,toughts, links to documentation ....describing how to use the SWD protocol as a master? I found this page describing the SWD protocolIs there any stm32 product with master SWD capabilities in their peripheral?STlinks ar...
I am using the STM32H753VIHX. I am using NVIC_SystemReset() to trigger a system reset under fault conditions. This only works once though. I am line by line debugging my code and when I flash the code to the controller and step to my test fault it su...
I want to make A project that can flash firmware to STM32 by another STM32.(not Act as ST-Link, Ack as standalone Writer like CYCLONE writer)but I do not know what I should know to make the flash writter with SWD.If you have any examples or any exper...
stm32g030xx.h, stm32g031xx.h, stm32g041xx.h:these #define seems to be missing/removed from aforementioned files:#define RCC_CCIPR_USART2SEL_Pos (2U)#define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x0000000C */#define...
Anyone know of a Flash read write example for STM32L4S5.Thanks
Instead of using DTCMRAM or SRAM D1 domain via AXI, I set up the linker file to use D2.In system_stm32h7xx.c I added the lines: /* Change the switch matrix read issuing capability to 1 for the AXI D2 target (Target 2 and INI2) */ *((__IO uint32_t*...
