About SSaunders

SSaunders · 2023-02-06

From RM0456-stm32u575585.... Flash section 7.3.8:"... up to256 Kbytes (32 pages) per bank feature an increased endurance of 100 kcycles, that can be used for data storage that usually needs more intensive cycling capability than codestorage. Any Flas...

SSaunders · 2021-08-09

I have tried the HAL without success - It seems to hard fault when initializing RTC.I have privilege disabled, and trust zone disabled,Unable to access any RTC or TAMP registers.Here is a minimal example of code, including the snippets of misc things...

SSaunders · 2023-02-09

Thank you for the rational of how it fails! It now makes sense and even gives further ideas of how to potentially increase reliability.

SSaunders · 2023-02-06

I mean, it seems they say the same thing in there again and again not explaining how to enable it..And otherwise... yes. a Wear-leveling algorithm would otherwise work, but It'd also work better, if it was configured to also use the 100k-cycle thing....

SSaunders · 2021-08-09

I've been using the IAR debugger to track and monitor registers, and have checked/validated the PWR and RCC registers being modified/set correctly.I have also tried having that undocumented RCC register to the very beginning... I suppose I could make...

User statistics

User Activity

How to enable 100k cycles, instead of 10k cycles. [Resolved]

Unable to adjust RTC or TAMP backup registers on STM32U585QIIbQ, any suggestions? I haven't seen any details in documentation as to why, and have been trying things for a few days.

Re: How to enable 100k cycles, instead of 10k cycles. [Resolved]

Re: How to enable 100k cycles, instead of 10k cycles. [Resolved]

Re: Unable to adjust RTC or TAMP backup registers on STM32U585QIIbQ, any suggestions? I haven't seen any details in documentation as to why, and have been trying things for a few days.