Ask questions, find answers, and share insights on STM32 products and their technical features.
https://www.st.com/content/st_com/en/st-embedded-world-2023.htmlJoin ST Experts in Embedded World 2023 (Nuremberg, March 14-16) to discover latest news from STM32 (there are many), get answers to your questions and obtain free STM32 board.https://you...
Hi allI'm trying to distinguish between the interrupt sources in the NMI handler on a STM32G031 - particularly the RAM parity error.I have everything in place and I can provoke a parity error. The NMI ISR is called as expected, but if the SYSCFG_CFGR...
I am working with STM32L010C6T6 MCUs. I need a way to consistently and uniquely identify each MCU with as few bytes as possible. The 96 bits "Unique device ID" register seems ideal but what is the minimal number of bytes I need? Are all 96 bits manda...
I´ve read some MCUs support idle line events, but looking through the datasheet can´t see how to implement this.I could DMA 3 bytes at a time, but best would be to have DMA completion triggered after idle or timeout.
I think there is an error in the PM0214 Programming manual "STM32 Cortex® -M4 MCUs and MPUs programming manual". The multiply and accumulate instruction is called "vlma" throuout the whole document. Other programmin manuals (e.g. for STM32H7) as well...
I have a STM32-G071RB. I want to generate two sine outputs. one for reference and the second with a phase shift. Unfortunately, there is only one DAC port. I got an extra board but then I realized I need communication between the two boards to (I fou...
HelloI am trying to communicate with a Daly BMS in UART. I tried at first with an arduino board where I got the desired frame but when I tried with a custom made STM32F072 board. But during this test I can't get any response from the BMS.The BMS work...
[Solution] Code was moved around and then it compiled correctly. Misinterpretation of the problem.IOC Configuration: Pin PB9 - External Interrupt with Rising/Falling Edge trigger detectionPull-DownNVIC EXTI line [9:5] Enabled Preemption Priority 1 Su...
I think there is an error in the reference manual (RM0440 Rev 7) in chapter 24.5 - COMP interrupts.At the end of this chapter it says: "Interrupt events are flagged through COMP_CxCSR flags."But in COMP_CxCSR register there is no flag for interrupt e...
