Resolved! QSPI dual flash - addressing
I'm porting a QSPI bootloader over from a design that 1 flash chip to 2 flash chips in parallel (10 bit mode, common CS). I am not sure how the addressing works now that there are 2 chips in parallel. I feel like the only thing STM32 says on the ma...