Resolved! STM32U575: Understanding RCC::CSR reset bits
I'm trying to understand how the CSR register works. I though initially that the various reset reason bits are mutually exclusive. That turns out not to be the case. For example, I'm seeing SFTRSTF and PINRSTF together, and also BORRSTF with PINRSTF....