STM32H723 .. 735 RM0468 System Architecture table wrong
... or something I don't understand?Looking at RM0468, 2.1 System Architecture "Table 2. Bus-master-to-bus-slave interconnect" shows that DMA1 and DMA2 have access to basically everything except TCM, including APB4 peripherals and SRAM4.Is there some...