When one does ADC oversampling, what should be the sampling time?? Higher sampling time or lower sampling time will give better results??
i am working on ADC oversampling using STM32 nucleo board. I have increased 2 bits by using appropriate oversampling ratio and bit shifting. But when i used lower sampling time i observed less % error between expected v/s measured ADC count then high...