STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Resolved! STM32G0B0 USART1 data incorrect

- STM32G0B0 USART1 receiving RS485 data via interrupt driven data collection.   Our micro is attached to a RS485 interface(38400, 8,N,1) receiving BACnet data. The data taken on the 485 bus is different from what we receive in the USART buffers. We h...

Capture.JPG RigolDS0.jpg Capture.JPG

Resolved! How PLL affects timer Pre-sclaer.

Below i have attached a code which enables the PLL freq of 72MHz using HSI of 16MHz. The issue is if I give a Timer pre-scaler of 36000-1 (I am using timer2, which in case of STM32F401RE is on APB1 bus so using a pre-scaler of 2 for APB1 which makes ...

DJ1 by Associate III
  • 4269 Views
  • 12 replies
  • 2 kudos

Resolved! UCPD activation crashes STM32U5 MCUs - hardware bug?

Using Nucleo-U575ZI-Q (rev X) board I try to do a PoC - a very simple UCPD source app providing default USB 5V and 0.5A max. With undocumented onboard SB8-10 shorten this probably can be accomplished. I know this board does not provide output current...

TDJ by Lead
  • 5415 Views
  • 20 replies
  • 4 kudos

Resolved! CRC16-DNP calculation error

Hi,Im trying to get CRC16 - DNP from a string array that its the next:char Message2[] = { 0x00, 0x00, 0x00, 0x29, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x31, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x30, 0x32, 0x30, 0x36, 0x33, 0x57...

Dosan by Associate III
  • 3712 Views
  • 11 replies
  • 0 kudos

Bitwise shift left STM32F723

Hi there i m a student working on STM32F723 the first time, I encountered an register setting example as follows: GPIOC->MODER |= ((2<<(6*2)) \ (2<<(7*2)));  i konw its setting the GPIO register but whats the meaning of * and 2<< at the beginning sen...

StanJerm by Associate III
  • 4194 Views
  • 8 replies
  • 1 kudos

Resolved! Clock enable for SWD ports (STM32G0)

I'm a bit confused about the necessity of clocking the SWD ports using STM32G0B1 chip.There is a I/O port clock enable register (RCC_IOPENR) that enables the functioning of each of the GPIO ports (Port A - Port F), its reset state is all zeroes, so n...

AYash.1 by Associate II
  • 5200 Views
  • 4 replies
  • 1 kudos