Ask questions, find answers, and share insights on STM32 products and their technical features.
I am trying to configure TIM3 to reset on incoming PWM pulses and call IRQ on overflow, when pulses not coming. The prescaler and ARR are set for 150% of the PWM period. TIM3 in slave reset mode on trigger from CH2 input. MCU is STM32G051F8P.For some...
I used the sample code of "en.stm32cubef4-v1-28-0\STM32Cube_FW_F4_V1.28.0\Projects\STM32F401RE-Nucleo\Examples\UART\UART_Printf"I just printed the "test" in the while(1) loop. but the display of my computer is werid, and I checked the clock and hal l...
Hi all, I am not able to fully understand how the DATA0/DATA1 toggling works when performing multi-packets transmissions. For "multi-packet" transmission I mean that the "num_packets" in USB_OTG_HCTSIZ_PKTCNT register is greater than 1, (i.e. I want ...
Is there a way to make STM32Cube Programmer controls a pair of pins in a CH340 or similar USB to TTL converter, to be able to control BOOT0 and NRST pins of an StM32 micro? I would like to make a simple circuit that permits entering and exiting a bo...
Currently try to configurate settings for register I2C_CRI. Not sure which value should I set for bit NOSTRETCH. I am using I2C as master. This bit only effected when using I2C as slave. But in manual mention must kept cleared in master mode. Meanin...
Hi,This is the first time I am starting a post, sorry in advance if it's not in the correct place.I have a Blue-Pill with original STM32F103C8T6. I have Vbat hooked up to a 0.33 F super cap via 100 ohm. Vdd is connected to V bat with a BAT54C Schottk...
Hi all, i am trying to use MDMA to transfer data from a cyclic ADC-DMA buffermy ADC buffer is of x size and it is cyclic: adc_buffer[x]and i want to transfer its data via MDMA to a larger buffer while its samplingmeaning that after every ADC iteratio...
안녕.최근에 STM32H753XI를 사용하여 맞춤형 보드를 만들었습니다.보드의 초기 테스트를 위해 각 주변 장치에 대한 테스트를 실행하고 있습니다. 대부분의 경우 잘 작동하지만 SD 및 eMMC 사용에 문제가 있습니다.내 보드에는 SD 슬롯 1개와 eMMC가 포함되어 있습니다.eMMC는 SDMMC1에 연결되고 SD는 SDMMC2에 연결됩니다.그리고 둘 다 FatFS에 연결하여 파일 시스템으로 사용합니다.둘 다 각각 사용할 때 매우 잘 작동합니다...
This is more a bug report, not a question.Background:I want to use OCTALSPI as QuadSPI (QSPI), esp. with VDD set to 1V8. I want to get (at least) 30 MHz SCLK working on QSPI.But I cannot go faster as 12.195 MHz, which is associated with a OCTALSPI cl...
In Figure 1 of the reference manual RM0433 for the STM32H743 (and STM32H742, STM32H753, STM32H750) no connection between cache and DTCM-RAM exists. For all I know this is correct since the DTCM-RAM is not cachable.Table 7 on the other hand shows tha...
