What does Data length and channel length mean both in Master and Slave mode?
Hi guys, been working on an I2S project for a while now and I am having such confusion on this bit registers "CHLEN" and "DATLEN". In Master mode it seems like CHLEN determines the frequency of the SLCK by 2 * CHLEN length * FS and data length I hav...