How many clock cycles does it take to write a 32 bit value to AXI SRAM?
How many clock cycles should it take to write to AXI SRAM from the M7 core, assuming that the cache is disabled (and disregarding instruction pipelining)?The reference manual says:"The system AHB SRAM can be accessed as bytes, half-words (16-bit unit...