Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi!RM0468 "Figure 1. System architecture" show interconnect between APB2/AHB1. But in the DS13311 "Figure 1. STM32H725xE/G" block diagram shown interconnect APB2/ AHB2.So is there error or there is exactly diagram in DS13311 and generic in RM0468?
Hi,Now the problem is FLASH->SR1 report FLASH_SR_RDPERR in HAL_FLASHEx_Erase_IT() and it failed to erase the BANK1 sector1 of address 0x8002000.I have checked the RDP is level0. What wrong with it ?And the code is here: HAL_FLASH_Unlock(); ...
Hi,I write some data to the 0x080A0000 (sector 5 )address which is not protected. I write the data and ı can read that data too. There is no problem with that. But if I comment out the line which writes to data to the flash and run the program. That ...
Here is the configuration I use:int main(void) { HAL_Init(); SystemClock_Config(); MX_GPIO_Init(); MX_ADC1_Init(); MX_TIM2_Init(); // configure PWM __HAL_TIM_SET_AUTORELOAD(&htim2, 1000); __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1...
Why is not std::vector or std::unique_ptr using at stm32 projects with cpp? When I examine stm32 projects that use cpp , I do not see modern cpp features.
Hello,I want to implement the SNMP agent based on standalone, not based on os.I could have got a example code for snmp agent?Thank.
I need to configure one of the USART peripherals in STM32F0 series MCU without using HAL or Low-layer drivers. I plan to fully initialize and drive the USART peripheral registers directly from the application, including assigning the USART to the req...
The project I am refering to is using a stm32L562QE mcu with a W25Q32JV nor flash external memory OCTOSPI.W25Q64JV is running in Memory mapped mode otfdec is enabled. ICACHE is enabled with burst mode set to wrap.I am trying to configure the octospi ...
