STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Resolved! Lock Process or Priority (what is strongest)

Let's assume we have a software that uses FDCAN Classic and I2C with multiple slaves. FDCAN Priority = 1I2C Priority = 2During the transmission / Receiving process, the I2C is locked : __HAL_LOCK(hi2c);If an FDCAN interruption arrives during the I2C ...

MAmem.1 by Associate III
  • 444 Views
  • 2 replies
  • 0 kudos

Read and write SDRAM using Dual Core STM32H7

Hello, I have been working with STM32H7 microcontrollers for a while now but have always used the single core. Now I want to use the Dual core to read and write data in the external SDRAM. I have looked through all materials available online but c...

Aarra.1 by Senior
  • 543 Views
  • 2 replies
  • 0 kudos

Resolved! STM32L451RC are there Problems known for the BSDL File? I tried to do a Boundary Scan but it is not possible to set the Pins I want. I try to write 334 Bit but If I change the state ob a Pin from outside, I see that this Pin appears 120 Cells before.

That is what I send for exsample:SIR 9 TDI (0);SDR 334 TDI (49000000001249240a49249248000000000001249200000000000249249249008000000001249200) SMASK (3fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff) TDO (0) MASK (0...

MDebu.1 by Associate II
  • 1349 Views
  • 6 replies
  • 1 kudos

Dear Community members, I am writing code from scratch to glow LED present in PC13 of STM32F103C(Blue pill) but the LED is not getting turned ON. Kindly help me with this. I am attaching the code below.

Code://LED//Pin:C//Pin Num:13#define PERIPH_BASE (0x40000000UL)#define APB2_OFFSET (0x00010000UL)#define APB2BASEADD (PERIPH_BASE + APB2_OFFSET)#define GPIOC_OFFSET (0x1000UL)#define GPIOC_BASE (APB2BASEADD+GPIOC_OFFSET)#define AHB_OFFSET (0x18000UL)...

SVemp.2 by Associate II
  • 1286 Views
  • 6 replies
  • 0 kudos

Resolved! Question about STM32L051x6 pin uses

On the STM32L051x6 datasheet it is written "PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available onthis package" but in the "notes" space of the pin register descrpition there is no refer...

0693W00000Lx48BQAR.png
AFuli.1 by Associate II
  • 825 Views
  • 3 replies
  • 0 kudos

Resolved! Is there any limitation in the Controller core using CAN transmission and UART1/LPUART1 in parallel? What are the scenario the transmit error can occur in the transmit frame? -STM32G473CC controller

Currently we are using STM32G473CC controller for one our project, where we using CAN module(CAN 2.0 mode) in operation along with peripheral like UART1/LPUART1 in operation.We integrated CAN open stack on top of CAN driver for communication and in o...

RUdha.1 by Associate
  • 575 Views
  • 2 replies
  • 0 kudos