Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi folks,currently I am working on an communication with a sensor via QuadSpi using the STM32F446 controller. The QuadSpi Bank1 was chosen, but unfortunately the hardware designer did not connect the Chip Select signal (CS) to the pin that correspon...
HI, ALL !i am debugging the stm32F407 uart ON RTEMS, found that the idle interrupt will effect the RXhave cleared the idle flag by pragma but now i can not receive uart data, i don't know what's the erroruint32_t *USART2_SR = (uint32_t *)0x40004400;u...
Hi all,I have an STM151 system (our own PCB) running FreeRTOS. As recommended, I leave TIM6 for the FreeRTOS timer,. and am using TIM2 to provide a source for the HAL_Tick timebase.In the BeforeSleepTasks (ie when all RTOS tasks are idle and the CPU...
Hi guys, I am trying software timers without using interruptSysTick->CTRL = 0x5; SysTick->LOAD = 0xFFFFFF;SysTick->VAL = 0; when start the program, what will happen with SysTick->VAL = 0; it is value start with 0xFFFFFF or 0?
I'm using an STM32F769 for a project. I'm trying to continuously stream ADC samples to a buffer. I can fill the buffer without issue, but the DMA never recirculates back to the beginning. I don't get any DMA errors, and the ADC is still running (I...
I recently bought a STM32F4VE board. I have experience in 8051. Im unable to learn program the STM board on Keil. Its completely different compared to 8051. Im completely confused.
Im trying to install STM Studio on Windows 10 64bit with JRE 1.8.0_212-b10 32bit. After I go through the initial setup configuration I hit the "Install"-button the installer directly fail and show:I have disabled my antivirus. Im able to install othe...
STM32G070. It is said there are 4 USARTS in the datasheet. For USART3/4, there is no place talking about the clock source for them. Would you please tell us what's the clock source for the USART3/4?
It will be in micro Amps only right...Will be helpful if you let us know the exact value..
Hi,could anyone explain me why the mslow-flash-data of the gcc compiler can improve the performance for a stm32f3 processor (m3/m4 type in general)?Is this related to the integrated cache of the core?Thanks.
