�?�?�ST社�?�ん�?�STEVAL-STLKT01V1�?�STM32 Nucleo-64を購入�?��?��?��?�。 STEVAL-STLKT01V1�?�電池を長�?�?��?��?�る�?��?�?�ファームウェア�?�書�??�?��?�を考�?��?��?�り�?��?�。 �?��?��?��?書�??�?��?��?�方法�?��?�?�り�?��?�ん。 STEVAL-STLKT01V1�?�メインプログラムも�?��?��?��?�る�?��?��?�?�り�?��...
Just working on some audio projects and purchased the CCA02M1. I can't find any documentation confirming that the H7 supports this expansion card. Nothing on Google so asking here. Second question. My NUCLEO-H743ZI cannot be connected to the CCA02M1 ...
Basically My idea is to make an IP camera .My intention is to use STM32F765 mcu to capture live video and compress it to JPEG or MPEG format to transfer the video over the internet. Is it possible ??
Good morning.I'm trying to use SPI communication on STM32L051 MCU but experiencing some problems. In my application, the MCU is working as a master and using all communications signals: SCK, MISO, MOSI and NSS.I started with the example code "01_Full...
Posted on March 19, 2018 at 20:15Looks like I found a small bug in STM32 CubeMX code generation. It can be reproduced this way:1. Create new project for STM32F091RB.2. Enable USART5 with Asynchronous mode and Hardware Flow Control (RS485) on.3. In P...
Hello,I'm facing a problem with the DMA and FMC. This is my setup:I'm using a STM32F429ZIT at 180MHz. I am using the same SDRAM as the STM32F429-DISCOVERY board. For the HAL configuration, I am using the STM32CubeMX software, version 4.25. This is wh...
HelloI prefer to use Ozone debugger of Segger over Atollic. The only issue i have is missing of Peripheral Registers Window. In the User Manual Segger apply Ozon's users to vendors for a specific .SVD file that will allow to see Peripherals in the Re...
Posted on January 16, 2018 at 15:59SPDIFRX_SR.RXNE should be mentioned in 27.3.6 Data reception management and SPDIFRX_SR.CSRNE in 27.3.7 Dedicated control flow. JW
#include <stdio.h>#include <stdint.h>#include "stm32l1xx.h"void TIM3_IRQHandler(void); uint32_t Channel_1=0;void TIM3_IRQHandler(void) %Interrupt every 1 second%{ TIM3->SR&=~TIM_SR_UIF; %Clear Flag% ADC1->CR2|=ADC_CR2_SWSTART; %ADC ...
