SPI RXNE IT: volatile buffer index effect on buffer type when reading DR register
Hey guys, befor asking my question I want to give you a brief overview of the test case:TestCase: SPI Full DuplexMaster send [0-3](4) bytes and Slave returns received bytes [0-2](3) immediatly. (no register preload in slave)Example:Master <-> Slave0x...