What is the proper method to interrupt/signal that new information is ready between core M7 and M4 in an STM32H7 processor?
I am looking at the STM32H7 reference manual and STM32H745 code examples to determine how to transfer and signal new information between the cores. Currently I see two possibilities: Shared memory and a hardware semaphore/interrupt or shared memory a...