About Gpeti

Gpeti · 2023-11-27

Hello,According to the Reference Manual v8 of STM32H753 one has to to flush the FIFO to perform a cipher operation: The STM32Cube source code example is not doing this flush for AES-GCM (it does the flush for DES and TDES)I implemented my code like ...

Gpeti · 2023-04-18

My setup is:STM32H753 eval boardSTM32CubeIDE 1.10.1code generated with arm-none-eabi-gcc (no stdlib, no semiihosting, no ITM)The code is located in AXI-SRAM memory.I can execute the code and break wherever I want. However when I break I cannot step i...

Gpeti · 2023-03-10

The value of register VTOR at reset is "unknown" in the STM32H753 Programming Manual.I assume this is because it depends on the boot configuration of the product (boot pin and boot adress option byte) ?Is it correct to say that in the default boot co...

Gpeti · 2023-02-03

The STM32H753 has 2 CRCs. One global CRC and one specific for Flash memory.I think it is possible to use the global CRC for flash memory right ? The benefit would be to use a different polynom than the one from Flash CRC.is it possible to have an ide...

Gpeti · 2022-09-14

I have a Cypress S25FL064 flash memory connected through QSPI interface to a STM32H753.The memory is booting in "single IO" mode (ie. classical SPI protocol with MISO/MOSI signals).In this mode I am able to erase, program and read the memory through ...

Gpeti · 2023-04-20

To answer your other questions, I will update STM32CubeIDE but it will take some time (offline workstation).I'm enabling the MPU but later in the code, the problem happens before.

Gpeti · 2023-04-20

After further investgation it looks like the problem comes from the instruction cache activation. if I keep the cache disabled, the stepping works

Gpeti · 2023-02-27

Is the bit MMARVALID set ?

Gpeti · 2023-02-27

what do you mean by "coming from adress" ?

Gpeti · 2023-02-20

Hello,I've just had a look to the new revision of STM32H753 ref manual and this point has not been adressed. A bit disappointing...

User statistics

User Activity

[STM32H753] CRYP FIFOs flush for AES

Cannot step by step debug on STM32H7 with STM32CubeIDE and code in AXI-SRAM

Value of register VTOR at reset on STM32H753

Use STM32H7 CRC peripheral on Flash memory (instead of Flash CRC)

Problems accessing QSI Flash with consecutive reads

Re: Cannot step by step debug on STM32H7 with STM32CubeIDE and code in AXI-SRAM

Re: Cannot step by step debug on STM32H7 with STM32CubeIDE and code in AXI-SRAM

Re: Mem/BusFault at internal memory regions (0xE0...)

Re: Mem/BusFault at internal memory regions (0xE0...)

Re: Error in STM32H753 reference manual related to AES-GCM ?