Ask questions, find answers, and share insights on STM32 products and their technical features.
can someone tell me where i can find info relating to directives such as AREA ,EXPORT ,DCD as i dont know what they mean .Thankyou
i'm using STM32L072,how to trigger the LSECSS interrupt?i've got HAL_RCCEx_EnableLSECSS(),HAL_RCCEx_EnableLSECSS_IT(), but the flag RCC_IT_LSECSS never set when LSE error comes up. plz give a clue or the flow of LSECSS
Hello.I have been writing test code for motor control software.The problem is two 100% duty pulses generated when I give only one pulse.Could you tell me the cause and how to solve this problem?The test environment and code are as follows.[Test envir...
I use a makefile to build a project. And I can flash it eaisly all I need how to use CMSIS to write programs I blinked a LED with that way but I am stuck at that point. I need a book, document, course for that. And STM's programming Manuals are gibr...
I looked at reference manual and didn't see what was causing this.
Hi, i did some research and when i do send and receive seperately then everything went smoothly, im using HAL_UART_Receive with RxCpltCallback: if(huart->Instance == USART2 && newDataFromPC == 0) { /*Receive data*/ HAL_UART_Receive_IT(&huart...
Hi , i am using STM32H753 MCU, it has 2 banks of 8 sector each using HAL_FLASH_PROGRAM function , it is not working, can anyone help me with this issue.int data;StartSectorAddress = 0x080E0000eg:(HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, StartSe...
i am using stm32h743zt6 controller, what is meant by data retention in flash memory?where this parameter?how we can calculate this?Thanks,
Good day everyone.I'm trying to get Wiznet made W5500 working with STM32F030 series, using SPI in DMA mode.Unfortunately, in nSS hardware output mode, SPI bus pulls up nSS line after every transmitted byte (see attached image), while W5500 manual sta...
void SystemCoreClockUpdate (void){ uint32_t tmp = 0, pllmull = 0, pllsource = 0; /* Get SYSCLK source -------------------------------------------------------*/ tmp = RCC->CFGR & RCC_CFGR_SWS; switch (tmp) { case 0x00: /* HSI used as system...
