Ask questions, find answers, and share insights on STM32 products and their technical features.
Hello,I think I found a possible error in the STMG4 reference manual RM0440 Rev 4, in Table 97 of section 14.3: in the IVT address column, the addresses from 0x0000_0198 to 0x0000_01A4 appear two times, instead of continuously increasing (entries 86...
Checked PWR settings at startup.Find PWR->SR2 status value 0x00000300.According manual this tellsRegulator in Low Power mode (LPR)Flash memory in power downIs this initiated by Keil/ST-Link debugger?Or are there errors in reference manual of register...
Hello, I am designing a Buck converter to control two Peltier heating or cooling mode. I found nothing available from market, so I designed mine. Target stable temperature, logging and alarm. It control a vaccine VET fridge, stable control temperatu...
The Project was migrated from STM32L4 to STM32L5. The Baudrate setting with HAL_UART_Init() works fine with L4 MCU. With L5 MCU it returns with an HAL_UART_ERROR_NONE too.
The doc and SVD file don't have a reg at offset 0x44 (GTZC_TZSC_MPCWM3BNSR).Since GTZC_TZSC_MPCWM3ANSR @0x40 exists, via symmetry I would expect B also at 0x44.The doc does say this:GTZC_TZSC external memory x non-secure watermark register 1(GTZC_TZS...
The STM32 have a 3-digit date-code timestamp, in YWW format, with single-digit for year.Given the rolling 10-year longevity commitment, this may be not adequate to uniquely identify the manufacturing year, e.g. in light of ES0204 Rev 10 2.3.8 (The d...
In the general operating section, it is described as "Input voltage on RST and FT pins".Do you consider the maximum rating of the RST pin to be the same as the FT pin?
Sorry this is a very simple question but somehow LED LD2 just won't work on STM32h745ZI-Q nucleo 144 boards. As per the manual "UM2408 STM32H7 Nucleo-144 boards", the LD2 is connected to PE1 (by the way, I tried PB7 as well as the older one may on th...
Hello,Since two year, I am experiencing an issue with the ADC_CHANNEL_12 (pin PC12) of my STM32F767. I suspect it's a hardware issue coming from the MCU. a stable offset is added (randomly change each time I reboot the STM)this read value (via DMA) i...
