STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Timer triggered ADC acquisition through DMA

Hi guys,I have an application that requires TIM2 Ch2 to trigger ADC Ch3 every time the timer has a rising edge and in order to reduce the load on the CPU I'm doing it through DMA. Now I seem to have configured my application correctly as the ADC is o...

CDyer.1 by Senior
  • 1874 Views
  • 8 replies
  • 0 kudos

STM32H745 ADC2 offset calibration

There is no problem in ADC1 and ADC3 offset calibration in STM32H745.However, when it comes to ADC2 offset calibration, it does not get out of the routine of calibration completion check routine.Is it ADC2 HW fault or ... ?I used the LL_ADC_StartCal...

How to set a VRef for most precise ADC reading STM32F411EC?

Hello,I'm working on my own E load test equipment for my lab that will double as a battery capacity tester and I decided to use out lovely favorite chip the stm32F411ECU AKA "Black pill"So I've set up the conversion amount to around 20 @ continues mo...

MLemo.1 by Associate III
  • 6835 Views
  • 8 replies
  • 0 kudos

STML431 ADC differential mode

Hey guys, I'm a bit confused in using the ADC in differential mode. I've got a shunt resistor and want to measure the voltage as exact as possible. One side of the shunt is connected to GND, but with higher currents, this GND is not anymore GND (it's...

0693W000001skDrQAI.png
user 143 by Associate III
  • 2409 Views
  • 6 replies
  • 0 kudos

STM32 timer with toggled output triggered by CCx - is there any way to reset the state of OCxREF at a given point?

I have set up a timer to generate a given waveform using the capture-compare register, fed from DMA. The OCxREF output is set to TOGGLE mode. The waveform consists of a pattern, repeating n times, after each ARR update. A new pattern is loaded into D...

LGrov.1 by Associate II
  • 2685 Views
  • 11 replies
  • 0 kudos

STM32F30x Definition of Timer signals in DMA mode

I have a basic question on signal definitions used in the Ref Manual. The section on DMA interconnects refers to TIM3_UP, TIM3_UP, etc, and TIM3_Ch3/UP.First question: What is UP? This is not defined anywhere. Does it mean TIM3 gets updated? In CubeM...

BTrem.1 by Senior II
  • 639 Views
  • 1 replies
  • 0 kudos