STM32H755 SDMMC1 and PLL1Q provides unstable clock signal
Hi,I'm attaching a picture of my clock configuration and Logic Analyzer (Saleae Logic Pro 8) so it is easier to see what I'm doing.I have set the SDMMC clock divide factor to 1 in the configuration tab, which should produce a divide factor of 2 in th...