Ask questions, find answers, and share insights on STM32 products and their technical features.
Greetings, I have an i2c connected IMU. I've connected it to a DMA channel and reading/writing like that. However, IMUs have a capability to run at a specific output data rate (ODR). In other architectures I would connect the interrupt pin to an ...
Hello,I'm trying to get my STML071CB down to the lowest possible current, but can't seem to get to the low levels provided int he datasheets with my own code. I'm using the LL libraries and am going into STOP mode using the following code: LL_PWR_En...
Hi,I can test the Active tamper to triger erase backup register and SRAM2 data, but don't know how to test "temperature, voltage and frequency attacks" to triger erase backup register and SRAM2 data.Please advise,Thanks,QiZhang
I know that the 0xCA 0x53 sequence into RTC->WPR is not needed to write to RTC->ISR (because RTC->ISR is an exception to that 0xCA 0x53 rule) but, is it still needed to set DBP=1 in PWR->CR to write to RTC->ISR?I am not sure if the writability of RT...
Dear Team,I want to use the 4 pwms for the phase shifted full bridge application. But I am unable to generate phase shifted pwms. Request to guide how to configure and used the PWMs with phase shifted pwm waveforms from the microcontroller...
Hi, I have a question the difference of waking up between LOW_POWER_SLEEP_MODE and STOP_MODE.I have used ADC for waking up from STOP_MODE and LOW_POWER_SLEEP_MODE respectively.According to STM32L051U6 datasheet, both modes cannot be waken up by ADC, ...
I need to get information from an ti's ads124s08 and imported an example from arduino forums. I can communicate with device using an arduino for test (on the same board and same specs) but can not use with stm. In fact, i think there should be a prob...
We configured our controller (STM32F427IG) as master and USART8 to LIN-mode. We observed, that the own breaks are detected with the break detection interrupt. Furthermore, we also get the framing error interrupt as the stop bit arrives later for the ...
