What is pros/cons of using I-cache and D-cache in SPI communication ?
I am currently trying to implement Interrupt-based SPI communication. I was looking through the examples given by STM and came across a line that enables the above-said cache. I was wondering what advantages it confers?