STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Safe clock speeds

I'm looking for information that will tell me the safe clock speeds for a voltage range. For example from 1.8v to 2.5v what is the highest clock speed I can run safely. usually there is a figure in the datasheet, but I can't find it. I'm using a ...

I2C slave address masks interferes with slave addresses 0-7

Unfortunately, I cannot post any code for this question but I believe it relates more to the HAL library and the i2c address matching hardware of the STM32 microcontrollers.I am working on emulating multiple I2C slaves in the address range of 1-24 on...

j.f303k8 by Associate II
  • 1683 Views
  • 1 replies
  • 0 kudos

Resolved! CAN transceiver on stm32f407 discovery

Hello dear friends,It's been a week since I worked on the CAN transceiver and couldn't make it work. I have set up the chip rcc, bit rate, and receive interrupt of CAN, set the receive filter, and the receiver id in transmission, with no success. I h...

STM32F030F4Px USART problem

i'm using STM32F030F4Px for MODBUS Master Slave communication based on USART (RS485 communication). i'm using 9600 baud rate, 8bit 1 stop bit communication with DMA and HAL. Master is transmitting 8 bytes to slave after 10 or 20 msec which are receiv...

NSing.5 by Senior
  • 3110 Views
  • 7 replies
  • 0 kudos

Resolved! STM32L4 : Using a part of QSPI external Flash Memory as a frequently updated data log, accessible by a PC with USB MSC (Faisability demand)

Hello everyone,I'm working on a STM32L4 project which embeds a QSPI external Flash Memory (not yet sourced but doesn't matter).This QSPI Flash Memory would be splitted into 2 parts, one for TouchGFX Images and one for 10MB Filesystem. This FS will ha...

MLair.1 by Associate III
  • 2959 Views
  • 8 replies
  • 0 kudos
SKDutt by Associate
  • 614 Views
  • 3 replies
  • 0 kudos

Bugs in STM32G4, RM0440 Rev 7 for FDCAN

Bugs in STM32G4, RM0440 Rev 7 for FDCAN:1)STM32G4, RM0440 Rev 7  44.3.3 Message RAM.It is written on the page 1953:"In case of multiple instances the RAM start address for the FDCANn is computed by endaddress + 4 of FDCANn-1, and the FDCANn end addre...

0693W00000bhBWbQAM.png
AVasi.11 by Associate II
  • 931 Views
  • 3 replies
  • 0 kudos