PLL Maximum input jitter
What exacly is the maximum acceptable jitter for the input reference clock ?The chip we are using is the STM32U585QIIx. We consider using an external clock from a VCO as HSE, and increase the frequency of the clock using the internal PLL. The VCO is ...