I'm working on migrating a design from STM32F405 series to STM32G473 series, both LQFP100 package, both use FSMC for access to external SRAM (in multiplexed mode; I have separate address latches clocked from FMC_NADV capturing A0..A15 from D0..D15.)
...