FMC behaviour if read before a previous write cycle has completed
I connecting an FPGA slave to an STM32F7 FMC 'sram' bus. For this particular project, I need to access the bus both inside and outside of an interrupt. Because there is a write FIFO, can I assume that writes are atomic and don't require mutual exclus...