STM32H5 Dual Differential ADC changes common mode voltage depending on clock setting
Hi guys, I'm running two differential pairs into two ADC's of an STM32H562RG. The traces are DC blocked by 47nf caps. The ADC's are setup in a master and slave dual simultaneous differential mode, running at 2 MHz each. Data is transferred by DMA. Th...