Ask questions, find answers, and share insights on STM32 products and their technical features.
Posted on May 26, 2017 at 10:47Hi,My purpose is to realise a new set up for LoRa.Before, I used a B-L072Z-LRWAN1 board with the I-CUBE-LRWAN1 software with the End Node code or the AT SLAVE code.For the AT_SLAVE code, I used a terminal to send AT CO...
Posted on September 20, 2017 at 13:47HiWhen STM32L4 Plus series will be available to buy? Any datasheets yet?
Posted on December 19, 2017 at 21:23Hi I am using STM32H743xi evaluation board and would like to know the maximum practical speed which can achieved for bulk transfers in both DMA and non-DMA modes?USB HS is configured for 2 bulk endpoints (EP3-Tx a...
Posted on October 05, 2017 at 19:21FreeRTOS with CAN interrupt. It seems like im missing messages when using CAN with freertos. I know that the CAN bus is half duplex. Since i have no control over the Rx messages, how do i sync the tx task with the ...
Posted on December 19, 2017 at 11:51Hi all,I'm running a SPI Communication between 2 STM32F469IG Controllers. The Controllers have to be isolated which (for now) is done by a MAX14850 Digital Isolator.I need to run the SPI Communication at Full 45 M...
Posted on December 19, 2017 at 11:52How can I synchronize one discovery board DAC output to ADC of other discovery board?
Posted on November 15, 2017 at 09:39CAN ****************************************************************************** * @file stm32f1xx_hal_can.h * @author MCD Application Team * @version V1.1.1 * @date 12-May-2017 * @brief Header fil...
Posted on December 19, 2017 at 15:29 Hello All. From the RM I know that during Flash Erase operations CPU does not have access to flash memory bus. But the HAL function 'FLASH_Status FLASH_ErasePage(uint32_t Page_Address)' does not have __ramfunc...
Posted on December 19, 2017 at 13:43I wonder why I get these kinds of error messages. It looks like I can read posts if I'm logged in but not when unlogged.
Posted on December 18, 2017 at 06:49HiWe have tested the SPI example code provided from ST disco board with other boards like atmel controller. Atmel as master and ST disco board as slave. We have connected Atmel ST/FPGA MOSI ...
