STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

New possibilities for the ultra-low power segment!

STM32U0 is the first Cortex-M0+ with a static consumption of only 160 nA in standby mode with RTC (Real-Time Clock) and 16 nA in shutdown. It also achieves 118 points in CoreMark and targets SESIP level 3 and PSA level 1 focusing on firmware code pro...

gif-stm32u0.gif

Resolved! Multiple function for interrupt

Hi all,I'd like to know if is ti possible to have multiple callback for interrupt. Beceause with HAL and CubeMX if I have multiple interrupt, I have only one function for callbackHAL_GPIO_EXTI_IRQHandlerexample in stm32f4xx_it.c :  void EXTI0_IRQHand...

SBaro.11 by Associate III
  • 488 Views
  • 3 replies
  • 0 kudos

STM32H723 I2S or SAI

Hi,I need to use the I2S (or SAI) interface to connect a codec stereo working at 48KHz, 32bit word length and I2S connection; when I configure the multimedia I can select the SAI interface (SAI1 or SAI4) or one of the I2S interface available.Which ar...

carloV by Associate II
  • 746 Views
  • 2 replies
  • 0 kudos

bootloader on usart1 not working on stm32h747

hi,i have a custom board with stm32h747xih6. i am trying to boot the device from usart1 on pins PA9/PA10 with no success. booting from usart1 on pins PB14/PB15 is working fine but requires new layout. jtag works fine too.when trying boot from PA9/PA1...

PShad.2 by Associate
  • 490 Views
  • 2 replies
  • 0 kudos

Resolved! Understanding uSD and MCU changing

Hi, I was trying to have microSD logging with F439 Nucleo. I can't see example with mentioned board. Please let me know:1. example for mentioned board to log data in microSD2. I tried configuring SD-4 bit, but couldn't identify the pins intialized in...

GauravK by Senior
  • 1078 Views
  • 13 replies
  • 3 kudos

Resolved! UART FIFO depth

Hello good day,I am using the STM32H755 Nucleo board. In the UART module, how are the FIFOs managed? According to the datasheet, there is one TX FIFO and one RX FIFO.What is the actual depth of these FIFO?

sarun by Associate III
  • 510 Views
  • 3 replies
  • 1 kudos

problem in generating hse

we are using UFBGA 132 for BLDC motor control with HSI clock to reduce the power consumption, we have been trying out with HSE clock by enabling PD10 to high, hereby, if we try to debug it get struck in the error handler function and the status of th...