STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

New possibilities for the ultra-low power segment!

STM32U0 is the first Cortex-M0+ with a static consumption of only 160 nA in standby mode with RTC (Real-Time Clock) and 16 nA in shutdown. It also achieves 118 points in CoreMark and targets SESIP level 3 and PSA level 1 focusing on firmware code pro...

gif-stm32u0.gif

Resolved! STM32F446, QuadSPI Bank1 CS signal

Hi folks,currently I am working on an communication with a sensor via QuadSpi using the STM32F446 controller. The QuadSpi Bank1 was chosen, but unfortunately the hardware designer did not connect the Chip Select signal (CS) to the pin that correspon...

JSaez by Associate II
  • 800 Views
  • 4 replies
  • 0 kudos

TIM2 interrupt becoming de-activated

Hi all,I have an STM151 system (our own PCB) running FreeRTOS. As recommended, I leave TIM6 for the FreeRTOS timer,. and am using TIM2 to provide a source for the HAL_Tick timebase.In the BeforeSleepTasks (ie when all RTOS tasks are idle and the CPU...

SysTick

Hi guys, I am trying software timers without using interruptSysTick->CTRL = 0x5; SysTick->LOAD = 0xFFFFFF;SysTick->VAL  = 0; when start the program, what will happen with SysTick->VAL  = 0; it is value start with 0xFFFFFF or 0?

Zek_De by Senior
  • 434 Views
  • 3 replies
  • 0 kudos

Resolved! STM32F7 DMA Circular Mode Not Circulating

I'm using an STM32F769 for a project. I'm trying to continuously stream ADC samples to a buffer. I can fill the buffer without issue, but the DMA never recirculates back to the beginning. I don't get any DMA errors, and the ADC is still running (I...

Resolved! Clock source for USART3/4 IN STM32G070

STM32G070. It is said there are 4 USARTS in the datasheet. For USART3/4, there is no place talking about the clock source for them. Would you please tell us what's the clock source for the USART3/4?

Mmei by Associate
  • 648 Views
  • 2 replies
  • 0 kudos

mslow-flash-data GCC option for STM32

Hi,could anyone explain me why the mslow-flash-data of the gcc compiler can improve the performance for a stm32f3 processor (m3/m4 type in general)?Is this related to the integrated cache of the core?Thanks.