FMC: Burst access fail with continuous clock ?
Hello,We are struggling for a while with bank2 access in continuous clock.We are using FPGA connected to bank2 in FMC bus.We work with FIFO access in FPGA (a single address for the FIFO)Single register access works fine, but with burst access there a...