Memory Synchronization Barriers
I am running code on an STM32U585QI that enters STOP2 when the code is idle. I am disabling the data cache before going to stop2, and enabling it when coming out (to deal with an errata item). My code basically does this:HAL_DCACHE_DeInit(); HAL_P...