Ask questions, find answers, and share insights on STM32 products and their technical features.
I've recently started studying stm32f4 discovery and I'm trying to enable USART2 communication through virtual com port. I've tried to use the code from the book called "stm32 Arm programming for embedded systems" (I've changed value of BRR register,...
Please let me know what's the disconnect cmd of command line ,i cannot find this cmd with the documents ,thanks.
STM32F429I-DISC1STM32F429ZIT6USTM32CubeMX Version 5.6.0FATFS Version R0.12ctwo different SDHC Class 10, 8GB with sector size 2048, tested on windows 10FREERTOS not enabledSDIO 1bit is working perfectly with my configuration.SDIO 4bit is not working, ...
Hello! I created a new project in CubeMX and activated the BLE so as to work with P2P Server profile. I want to add new characteristics besides the standards ones: write and notification. I saw videos of ST Workshop (how to modify profile and add fun...
While I was reading a book about DMA I came up with some questions. I tried reading AN4031, RM0090 with no better luck in understanding.The problem has to do about bursts in DMA. The questions are theoretical and there is no source code to follow the...
Hello,I worked till now with H7 (stm32h743) and UARTs and had no issues at all.But recently I needed to port the project to L4 (stm32L496).For some reason UART now behaves differently:With polling there is no issue, but with interrupt or dma:As long ...
Last item 5 on page 191 (Section 5.1.5) says: 5. Wait for at least 1 1us and thenIt should say: 5. Wait for at least 1us and thenThere is an extra "1 " before the 1us.
Hi folks,i recently tried to migrate my SSD1306-I2C-display driver using DMA from "STM32Cube FW_F1 V1.6.1" to the latest "STM32Cube FW_F1 V1.8.0".The driver uses HAL_I2C_Mem_Write_DMA(..) routines and worked just fine on the old Cube firmware. Now wi...
I plan to use an STM32F7 to adress three different CAN-Buses. As the spec sheet says there are 3 available I don't see a problem. However the reference manual talks about a dual and single CAN Bus architecture with CAN2 being the slave of CAN1. Is it...
