Configure SRAM as non-cacheable in MPU
Hello,In stm32h7 I see in the "System architecture" diagram that SRAM3,SRAM2,SRAM1 are not passing through the cache.Yet, it seems that when using SRAM3 with DMA I must configure it as non-cacheable, otherwise I get junk in data.Can anyone please exp...