STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

reset timer count value

i wrote a program and i want to turn on the led after passing a 500 and 750 , 1000ms.i use out put compare and use active on mach timer mode.but it only work one time , i realize that i should reset my timer and count value but i don't know how?plea...

Aes.1 by Associate
  • 526 Views
  • 1 replies
  • 0 kudos

Variables in domain D2 are not initialized ... here's why

By default, the variables in the D2 domain (SRAM1, SRAM2 and SRAM3) are not initialized by the linker because DATA_IN_D2_SRAM is not defined in the file system_stm32h7xx.c.DATA_IN_D2_SRAM is used by SystemInit () which is called by the STM32H7xx_Star...

JVERN.18 by Associate III
  • 1067 Views
  • 3 replies
  • 0 kudos

Weird problem with UART

I work with STM32L475.First I configure UARTint main(void) { /* Configure the system clock to 80 MHz */ SystemClock_Config(); GPIO_Setup();   USART_Setup(UART4, 115200);   USART_SendInt(UART4, 1234, 1); USART_SendInt(UART4, 0,...

STM32H743: what is the source of adc_hclk?

The reference manual explains how I can select between adc_hclk and adc_ker_ck_input as the clock for the ADC but I can't find what the source is for adc_hclk. It is one of the AHB or APB peripheral clocks but which one? Nowhere in the manual can I f...

PMath.4 by Senior III
  • 402 Views
  • 1 replies
  • 0 kudos

Configure SRAM as non-cacheable in MPU

Hello,In stm32h7 I see in the "System architecture" diagram that SRAM3,SRAM2,SRAM1 are not passing through the cache.Yet, it seems that when using SRAM3 with DMA I must configure it as non-cacheable, otherwise I get junk in data.Can anyone please exp...

ranran by Senior II
  • 709 Views
  • 3 replies
  • 0 kudos