Ask questions, find answers, and share insights on STM32 products and their technical features.
Dear ST Community,I would like to set up the USART1 and DMA2 in a way, so that the DMA automatically stores the data received by the USART to a buffer variable.To achieve that I used STM32CubeMX to generate the configuration code utilizing the Low Le...
Everything works until I get the JSON from location.io via curl.By using the first 22 bytes of the seed, eg AAQAJsX0iCbF9IgAAAAAJs, I always get the string $PSTMSTAGPSSEEDBEGINERROR*10 after sending each one of the following strings:$PSTMSTAGPSSEEDBE...
I met the same issue with this topic:https://community.st.com/s/question/0D53W00000bghNqSAI/fail-to-get-required-stm32cube-firmware-packageI tried "Refresh", it was still there.
Hi everyone,I am using comparator 2 to capture a signal of duration 3-5usec. But observed that, I am able to trigger the comparator only when the duration of the signal is >5usec. I was wondering if there is any delay introduced by Vrefint in STM32L0...
Hi, I have problem with NUCLEO-L452RE-P, the PC6 pin does not respond to HAL commands, other pins on Port C works, is there any way how to check what the problem might be?
If you read the unique ID (96bits), you'll see 12 bytes, but you won't know if the vendor is distinguishable or not. Also, DBGMCU_IDCODE is not known as 0xFFFF. Please let me know how to check the Vendor ID.
That way it would compile with compiler setting -std=c99.Currently when I generate Code for STM32L451 with MX in STM32CubeIDE 1.6.0, syscalls.c containsregister char * stack_ptr asm("sp");This does not work with c99. Changing it toregister char * sta...
Hello,I am using STM32L072xx, Core: Arm® 32-bit Cortex®-M0+ with MPU– From 32 kHz up to 32 MHz max.– 0.95 DMIPS/MHzI have the following questionCan I implement FFT algorithms to read ADC values?How can I implement ZCD(zero crossing detection) algorit...
There are some mismatches between Figure 25/26 and Table 41/42 of RM0394, rev 4.For instance, UART4_RX is DMA2, channel 4 according to figure 26 but DMA2, channel 5 according to Table 42. Or DFSDM1_FLT1 is DMA1, channel 5 (figure 25) vs. DMA1, channe...
