Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi. i am a newbee here. i want to know STM32F411CC has sdio, does it support SDXC ?i need to use more than 32g sdcards. (example 64, 128, 256, 512g)if STM32F411CC only support SD 2.0 (SDHC max capacity 32g), SPI will support access more than 32g ??...
#include<NEW.h>void delay();void main(){ SystemInit(); RCC->AHB1ENR |=1; /* Enabling clock for GPIOA port*/ GPIOA->MODER |=1<<24;/*General Purpose output function in PA12 Port*/ GPIOA->OSPEEDR|=1<<24;/*Medium speed */ GPIOA->ODR |=(1<<12);/* T...
Hello,I am working with the STM32H745BI controller and would like to ask if there is a way to reset one CPU by the other CPU?So in my special case, I would like to have the M7 start up and check if the M4 FIrmware is correct. I would like to STOP & R...
I have no problem using an external signal GATED. An internal trigger connection as TRIGGER also works fine. But for some reason I can't use my internal trigger connection GATED. -What do you think I might be doing wrong? Any advice would be very muc...
Hi,I'm working with a STM32L475RC. The RTC is sourced by LSE and the CSS on LSE is activated.On every power on the LSECSSD bit in the backup domain control register is set. This means that the CSS has detected an error on the LSE. Now I'am wondering ...
Hello, I am looking to evaluate Cortex-M33 based controller for wifi connectivity use case. I found NUCLEO-L552ZE board. Does it support Wifi with any add-shield? or Do you suggest any other evaluation board with Arm security extension which would be...
Hi,I'm migrating a project from STM32F7 to STM32H7, and I'm hitting some roadblocks wrt DMA and the FMC.When I was using an F7, I was doing this to initialise the FMC, and it worked perfectly:/** * @brief Initializes SDRAM MSP. * @param hsdram:...
I ask the question as I have actually flash to binary on my stm32 via Keil, I have a loader and an application. Is there some tool to flash both in one instance?
I am working on a old code written by someone (without a design document). The application requires reading 13 ADC channels roughly at 8k samples per second. The read valuesare written in two buffers in double buffer mode (4096 each).The ADC is imple...
I was playing with SDRAM and found a very strange cache behavior. Can anyone help me understand what is happening?I am using STM32F7508-DK board. The SDRAM is connected with FMC.I am basically going over a small 2-d tile inside a 2-d array. The tile ...
