Resolved! Using spi slave mode,hardware nss setting. Is shift register cleared at nss rise edge?
I am using spi slave mode,hardware nss setting.when cs is low,if there are a lot of clocks due to noise,Is shift register cleared at the rising nss edge?