Resolved! M7 Speculative access vs cache
Dear experts,Still not sure after reading the fine manuals. On CM7 (STM32H7, F7) if I and D caches have never been enabled after reset, can speculative data fetch and instruction fetch still occur?Is speculative access independent from caching?