Resolved! About SPI1,2,3 CLK Config
We are developing using STM32H743.We want to set 100MHz for SPI1 CLK and 117kHz for SPI2,3. However, we cannot set it because of "clock tree" and "maximum divisible limit is 256".Is there any way to achieve the above configuration?