STM32H7S7L8H6: VBAT connection
Hello Team, Query related to VBAT. Please refer below capture and provide your feedback for VBAT. Diode D1 and other components are, ok? Thanks & Regards,Jignesh Karena
STM32 MCUs Products
Ask questions, find answers, and share insights on STM32 products and their technical features.
Forum Posts
In the HSE bypass mode of STM32G0B1, the HSERDY bit cannot be set
I am currently using STM32G0B1. I found that when using an active crystal oscillator, the STM32 fails to recognize my crystal oscillator, resulting in the HSERDY bit not being set.This is the configuration of my cubemx.Use an oscilloscope to check if...
STM32F4 with DCMI
Hello, we have device with very old TFT display which is dying. New one is unable to obtain. It has similar interface as DCMI: vsync, hsync, pixclk, D0-D8.I have connected these clock/data lines to DCMI port, but interrupts was not triggered.Here are...
STM32H7 FDCAN configured in CAN2.0 is not working
Hi guys i have a nucleo h7A3Zi-q dev board . i am trying to receive CAN messges sent from ESP32 borads . esp is sending can frame by using SN65HVD232D. and i configured the FDCAN to receive the can messages . esp can is set at 500 kbits , and my stm...
Setup CANFD in CAN2.0 on Riverdi 12.1 display (STM32H7)
I'm trying to receive some data over CAN (using Kvaser CanKing 500 kbit/s) and display it on a Riverdi 12.1" display. In fdcan.c, I have: void MX_FDCAN1_Init(void) { /* USER CODE BEGIN FDCAN1_Init 0 */ FDCAN_FilterTypeDef sFilterConfig; // the re...
Quad-SPI DDR indirect read mode dummy cycles count
Hello ST community,I have some troubles with dummy cycles using Quad-SPI interface in DDR mode on STM32H743 and STM32F746.I am trying to read data from IS25LP080D QSPI flash with FAST READ QUAD IO DTR MODE OPERATION (0xED command). It is 1-4-4 mode.I...
Resolved! Get the X-CUBE-LED1642 driver
Helloi'm looking for the link to download X-CUBE-LED1642 driver but can't find itCan someone give me this link ?thanksbest regards
RM0316 (STM32F303) - COMP2_INP_DAC
In RM0316 rev.10, in Table 109. COMP register map and reset values, bit 1 of COMP2_CSR is marked COMP2_INP_DAC, whereas the STM32F303 are not supposed to have this bit (only STM32F301/302x6/8 do) - probably a copy/paste artefact/relict.Can ST please ...
Resolved! STM32U5 OSPI communication with IS66WVO32M8 ISSI OctalRAM failing read operations
Hello,I am working with the STM32U585AI using OCTOSPI2 to interface with the IS66WVO32M8 32 Mbyte ISSI OctalRAM. Currently I am facing an issue of read operations failing for both register and memory access, both in and out of OPI DTR mode. Register ...
“STM32L433RCT freezing (lock-up) problem
Hello, I am experiencing the following issue with the STM32L433RCT microcontroller I am using: when I pull the NRST pin LOW and then release it to HIGH, the microcontroller does not recover from reset. In this case, power cycling the device does not ...
