Several DMA streams running in "parallel"
Hello!I'm new to DMA concept, and need some clarification on several DMA questions (STM32h7). Q1. From RM0433: "To ensure data coherence, each group of transfers that form a burst are indivisible: AHB transfers are locked and the arbiter of the AHB b...