Regarding the state of CPU while DMA controller access bus for Data transaction.
Posted on June 03, 2017 at 14:07hi,Is CPU halt when DMA access the bus for data transfer between peripheral and memory? if it is true then why in Application note AN4031 they have written''The DMA allows data transfers to take place in the backgrou...