Regarding the state of CPU while DMA controller access bus for Data transaction.
Options
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
2017-06-03 5:07 AM
Posted on June 03, 2017 at 14:07
hi,
Is CPU halt when DMA access the bus for data transfer between peripheral and memory? if it is true then why in Application note AN4031 they have written
''The DMA allows data transfers to take place in the background, without the intervention of
the Cortex-Mx processor. During this operation, the main processor can execute other tasksand it is only interrupted when a whole data block is available for processing.'because if CPU halts, then it doesn't matter whether CPU resources are free or not...
thanks
#stm32f4 #dma #an4031
Labels:
- Labels:
-
DMA
-
STM32F4 Series
This discussion is locked. Please start a new topic to ask your question.
0 REPLIES 0
