GPIO state at power down
Posted on February 03, 2018 at 23:40Hello there,According to the datasheet, the GPIO ports circuit diagram looks like this in STM323L4x2:From this diagram I understand that at powerdown (VCC = VSS = 0 V) the I/O pin state is high impedance. But is t...